Yu Ting Chen
Yu Ting Chen
Verified email at
Cited by
Cited by
A survey and evaluation of fpga high-level synthesis tools
R Nane, VM Sima, C Pilato, J Choi, B Fort, A Canis, YT Chen, H Hsiao, ...
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2016
Automating the design of processor/accelerator embedded systems with legup high-level synthesis
B Fort, A Canis, J Choi, N Calagar, R Lian, S Hadjis, YT Chen, M Hall, ...
Embedded and Ubiquitous Computing (EUC), 2014 12th IEEE International …, 2014
LegUp High-Level Synthesis
A Canis, J Choi, B Fort, B Syrowik, RL Lian, YT Chen, H Hsiao, J Goeders, ...
FPGAs for Software Programmers, 175-190, 2016
Automated generation of banked memory architectures in the high-level synthesis of multi-threaded software
YT Chen, JH Anderson
Field Programmable Logic and Applications (FPL), 2017 27th International …, 2017
The system can't perform the operation now. Try again later.
Articles 1–4