Frank Liu
Frank Liu
IBM Research
E-mailová adresa ověřena na: us.ibm.com
NázevCitaceRok
Full chip leakage estimation considering power supply and temperature variations
H Su, F Liu, A Devgan, E Acar, S Nassif
Proceedings of the 2003 international symposium on Low power electronics and …, 2003
3102003
The impact of NBTI effect on combinational circuit: modeling, simulation, and analysis
W Wang, S Yang, S Bhardwaj, S Vrudhula, F Liu, Y Cao
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 18 (2), 173-183, 2009
3062009
The impact of NBTI on the performance of combinational and sequential circuits
W Wang, S Yang, S Bhardwaj, R Vattikonda, S Vrudhula, F Liu, Y Cao
Proceedings of the 44th annual Design Automation Conference, 364-369, 2007
2552007
Handbook of algorithms for physical design automation
CJ Alpert, DP Mehta, SS Sapatnekar
Auerbach Publications, 2008
2132008
Model order-reduction of RC (L) interconnect including variational analysis
Y Liu, LT Pileggi, AJ Strojwas
Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), 201-206, 1999
1801999
Impact of interconnect variations on the clock skew of a gigahertz microprocessor
Y Liu, SR Nassif, LT Pileggi, LT Pileggi, LT Pileggi, AJ Strojwas
Proceedings of the 37th Annual Design Automation Conference, 168-171, 2000
1682000
A test structure for characterizing local device mismatches
K Agarwal, F Liu, C McDowell, S Nassif, K Nowka, M Palmer, D Acharyya, ...
2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers., 67-68, 2006
1322006
A general framework for spatial correlation modeling in VLSI design
F Liu
Proceedings of the 44th annual Design Automation Conference, 817-822, 2007
1152007
Rigorous extraction of process variations for 65-nm CMOS design
W Zhao, F Liu, K Agarwal, D Acharyya, SR Nassif, KJ Nowka, Y Cao
IEEE Transactions on Semiconductor Manufacturing 22 (1), 196-203, 2009
1142009
Variational delay metrics for interconnect timing analysis
K Agarwal, D Sylvester, D Blaauw, F Liu, S Nassif, S Nassif, S Vrudhula, ...
Proceedings of the 41st annual Design Automation Conference, 381-384, 2004
1142004
Sparse and efficient reduced order modeling of linear subcircuits with large number of terminals
P Feldmann, F Liu
Proceedings of the 2004 IEEE/ACM International conference on Computer-aided …, 2004
1012004
A delay metric for RC circuits based on the Weibull distribution
F Liu, C Kashyap, CJ Alpert
Proceedings of the 2002 IEEE/ACM international conference on Computer-aided …, 2002
902002
Modeling interconnect variability using efficient parametric model order reduction
P Li, F Liu, X Li, LT Pileggi, SR Nassif
Proceedings of the conference on Design, Automation and Test in Europe …, 2005
892005
Statistical modeling and simulation of threshold variation under random dopant fluctuations and line-edge roughness
Y Ye, F Liu, M Chen, S Nassif, Y Cao
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19 (6), 987-996, 2010
832010
Modeling and analysis of non-rectangular gate for post-lithography circuit simulation
R Singhal, A Balijepalli, A Subramaniam, F Liu, S Nassif, Y Cao
Proceedings of the 44th annual Design Automation Conference, 823-828, 2007
732007
Statistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness
Y Ye, F Liu, S Nassif, Y Cao
Proceedings of the 45th annual Design Automation Conference, 900-905, 2008
642008
Predicting variability in nanoscale lithography processes
DG Drmanac, F Liu, LC Wang
Proceedings of the 46th Annual Design Automation Conference, 545-550, 2009
612009
A heuristic to determine low leakage sleep state vectors for CMOS combinational circuits
RM Rao, F Liu, JL Burns, RB Brown
Proceedings of the 2003 IEEE/ACM international conference on Computer-aided …, 2003
552003
Method for determining the leakage power for an integrated circuit
E Acar, A Devgan, Y Liu, SR Nassif, H Su
US Patent 6,842,714, 2005
542005
Closed-form expressions for extending step delay and slew metrics to ramp inputs for RC trees
CV Kashyap, CJ Alpert, F Liu, A Devgan
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2004
512004
Systém momentálně nemůže danou operaci provést. Zkuste to znovu později.
Články 1–20